BRIDGE: A Leak-Free Hardware-Software Architecture for Parallel Embedded Systems

Gongqi Huang Leon Schuermann Amit Levy

🐯 Princeton University

Nov 03, 2024

Embedded Devices are Ubiquitous

- Personal medical devices
- Industrial automation
- Hardware root of trust
- ...

Embedded Devices are Ubiquitous

- Personal medical devices
- Industrial automation
- Hardware root of trust

. . .

As they handle increasingly sensitive data, developers must uphold both *functional safety* and *security*

Changed Environment, New System Architecture

- Split application into multiple *security domains*
 - E.g., Medical device: sensor + wireless
- In practice, well-established techniques are used
 - Process abstraction
 - Virtual memory
 - Language-level isolation

Changed Environment, New System Architecture

- Split application into multiple *security domains*
 - E.g., Medical device: sensor + wireless
- In practice, well-established techniques are used
 - Process abstraction
 - Virtual memory
 - Language-level isolation

Such approaches are good at enforcing functional safety but less effective in maintaining security due to *timing channels*

Timing Channels Subverts Security

- Exploits timing variations due to shared state
 - Fundamentally breaks the security guarantee
 - Mitigations are whack-a-mole
- More and more timing channels are disclosed!

- Exploits *timing*
 - Fundamental
 - Mitigations a
- More and more

Meltdown: Reading Kernel Memory from User Space

Moritz Lipp1, Michael Schwarz1, Daniel Gruss1, Thomas Prescher2, Werner Haas², Anders Fogh³, Jann Horn⁴, Stefan Mangard¹, Paul Kocher⁵, Daniel Genkin^{6,9}, Yuval Yarom⁷, Mike Hamburg⁸ ¹Graz University of Technology, ²Cyberus Technology GmbH, ³G-Data Advanced Analytics, ⁴Google Project Zero, ⁵Independent (www.paulkocher.com), ⁶University of Michigan ⁷University of Adelaide & Data61, ⁸Rambus, Cryptography Research Division

Abstract

1 Introduction

is independent of the operating system, and it does not

rely on any software vulnerabilities. Meltdown breaks

all security guarantees provided by address space isola-

tion as well as paravirtualized environments and, thus,

every security mechanism building upon this foundation.

On affected systems. Meltdown enables an adversary to

read memory of other processes or virtual machines in

the cloud without any permissions or privileges, affect-

ing millions of customers and virtually every user of a

personal computer. We show that the KAISER defense

mechanism for KASLR has the important (but inadver-

tent) side effect of immeding Meltdown. We stress that

KAISER must be deployed immediately to prevent large-

A central security feature of today's operating systems

is memory isolation. Operating systems ensure that user

programs cannot access each other's memory or kernel

memory. This isolation is a cornerstone of our computing

environments and allows running multiple applications at

the same time on personal devices or executing processes

nel and user processes is typically realized by a supervi-

9Work was partially done while the author was affiliated to University of Pennsylvania and University of Maryland

of multiple users on a single machine in the cloud. On modern processors, the isolation between the ker-

scale exploitation of this severe information leakage.

sor bit of the processor that defines whether a memory page of the kernel can be accessed or not. The basic The security of computer systems fundamentally relies idea is that this bit can only be set when entering kernel on memory isolation, e.g., kernel address ranges are code and it is cleared when switching to user processes. marked as non-accessible and are protected from user This hardware feature allows operating systems to map access. In this paper, we present Meltdown. Meltdown the kernel into the address space of every process and exploits side effects of out-of-order execution on modto have very efficient transitions from the user process ern processors to read arbitrary kernel-memory locations to the kernel, e.g., for interrupt handling. Consequently, including personal data and passwords. Out-of-order in practice, there is no change of the memory mapping execution is an indispensable performance feature and when switching from a user process to the kernel. present in a wide range of modern processors. The attack

In this work, we present Meltdown¹⁰. Meltdown is a novel attack that allows overcoming memory isolation completely by providing a simple way for any user process to read the entire kernel memory of the machine it executes on, including all physical memory mapped in the kernel region. Meltdown does not exploit any software vulnerability i.e. it works on all major operating systems. Instead. Meltdown exploits side-channel information available on most modern processors, e.g., modern Intel microarchitectures since 2010 and potentially on other CPUs of other vendors.

While side-channel attacks typically require very specific knowledge about the target application and are tailored to only leak information about its secrets, Meltdown allows an adversary who can run code on the vulnerable processor to obtain a dump of the entire kernel address space, including any mapped physical memory. The root cause of the simplicity and strength of Meltdown are side effects caused by out-of-order execution. Out-of-order execution is an important performance feature of today's processors in order to overcome latencies of busy execution units, e.g., a memory fetch unit needs to wait for data arrival from memory. Instead of stalling the execution, modern processors run operations

¹⁰Using the practice of responsible disclosure, disjoint groups of au-thors of this paper provided preliminary versions of our results to partially overlapping groups of CPU vendors and other affected compa-nies. In coordination with industry, the authors participated in an embargo of the results. Meltdown is documented under CVE-2017-5754

rity state

arantee


losed!

- Exploits *timing*
 - Fundamental
 - Mitigations a
- More and more



8

- Exploits *timing*
 - Fundamental
 - Mitigations a
- More and more



- Exploits *timing*
 - Fundamental
 - Mitigations a
- More and more

GoFetch: Breaking Constant-Time Cryptographic Implementations Using Data Memory-Dependent Prefetchers			
Boru Chen UIUC	Yingchen Wang UT Austin	Pradyumna Shome Georgia Tech	Christopher W. Fletcher UC Berkeley
	Kohlbrenner of Washington	Riccardo Paccagnella Carnegie Mellon Universi	Daniel Genkin ity Georgia Tech
Microarchitectural side-cha dations of modern processes against these attacks has be programs do not use sceret simply: do not pass scerets instructions. Yet, the discc prefetchers (DMPs)—whic directly from within the me whether this approach will	rd design. The cornerstone ento ensure that security dependent data as address as addresses to e.g., data wery of data memory-de hurr program data into ao monry system—calls into continue to remain secur to continue to remain secur to continue to remain secur lodergirding our attacks: IPs behave which shows, IPds behave which shows, IPds behave which shows, IPds behave which shows, IPd b	he four- the development of defense critical of which seek to address to memory Recently, how n=series CPUsu different to the development address to memory n=series CPUsu memory Recently, how n=series CPUsu attempt to prefet contents via cache to a bata Ma different to prefet an among nam	ruction memory access pattern. This has led in of a wide range of defenses- including snstant-time programming model [52, 61], based tracking [41,79, 94], and more—all prevent secret data from being used as an vycontrol-flow instructions. Vycontrol-flow instructions. Vycontrol-flow instructions with addresses found in the context of pro- nus, in theory, Apple's DMP leaks memory is de chamles, even if that memory is never task theory, apple's DMP leaks memory is de chamles, even if that memory is never to a provential from being used in attacks, pury reported that the DMP only activates of a rather idiosprartic program memory here the program streams through an array disc-channel hardered constant-time code- at code impervious to leakage through the star of the program is melear, in the Specific theory in the constant of the specific disc-channel hardened constant-time code-
phy (CRYSTALS-Kyber and	nd CRYSTALS-Dilithium	unis paper we add	tress the following questions: ate a critical security threat to high-value


arise when the program's data memory access pattern becomes secret dependent. Other attacks, e.g., those monitoring examining the findings in Augury [83], here we find that on-chip interconnects, can be viewed similarly with respect to

Analyzing DMP Activation Patterns. We start by re-

e


Augury's analysis of the DMP activation model was overly

10



Timing-Safe Isolation in Time-Shared Systems


- Lattice scheduler in the VAX/VMM security kernel¹
 - Resetting cache state when switching to another process
 - Fixed time slot for each process



¹W.-M. Hu. 1992. Lattice scheduling and covert channels. In Proceedings 1992 IEEE Computer Society Symposium on Research in Security and Privacy. 52–61.

Timing-Safe Isolation in Time-Shared Systems

- Time protection in seL4 microkernel²
 - A set of mechanisms to maintain timing-safety across domains
 - Kernel text and data partition, deterministic data sharing, etc.



²Qian Ge, Yuval Yarom, Tom Chothia, and Gernot Heiser. 2019. Time Protection: The Missing OS Abstraction. EuroSys '19. Association for Computing Machinery, New York, NY, USA, Article 1, 17 pages.


- Leak-freeness considers *timing* channels
- Leak-freeness respects *security policy*
 - Any violation of such policy is a leak, otherwise not

- Leak-freeness considers *timing* channels
- Leak-freeness respects *security policy*
 - Any violation of such policy is a leak, otherwise not



Mutually distrusted


- Leak-freeness considers *timing* channels
- Leak-freeness respects *security policy*
 - Any violation of such policy is a leak, otherwise not



 dom_1

- Leak-freeness considers *timing* channels
- Leak-freeness respects security policy
 - Any violation of such policy is a leak, otherwise not
- A time-shared system that ensures no leak across *security domains*

Existing Leak-Free *Time-Shared* Systems Compromise *Responsiveness*



BRIDGE: Exploring Leak-Free, Parallel Systems

- A hardware-software architecture design
 - Executing multiple domains simultaneously
 - Domains can remain responsive
 - Enabling *explicit* communication without additional leakage
 - Practical to support real applications

Naïve Leak-Free Parallel System

- *Shared-nothing* multi-core architecture
 - Each security domain runs in a *completely* independent and isolated slice of machine

Naïve Leak-Free Parallel System

- *Shared-nothing* multi-core architecture
 - Each security domain runs in a *completely* independent and isolated slice of machine

Overly restrictive — practical systems allow declassification in a controlled manner (e.g., encryption, aggregation)

BRIDGE Leak-Free Parallel System

- *Shared-nothing* multi-core architecture
 - Each security domain runs in a *completely* independent and isolated slice of machine

+ Extended with a single, *leak-free* communication channel between two machine slices

BRIDGE Leak-Free Parallel System

- *Shared-nothing* multi-core architecture
 - Each security domain runs in a *completely* independent and isolated slice of machine

+ Extended with a single, *leak-free* communication channel between two machine slices

Ensures leak-freeness by construction

• Use a shared resource + a signaling mechanism

- Use a <u>shared resource</u> + a signaling mechanism
- carry message

- Use a <u>shared resource</u> + a <u>signaling mechanism</u> deliver message
- carry message
- + arbitrate parallel accesses

- Use a <u>shared resource</u> + a <u>signaling mechanism</u>
- A request—response communication scheme

core_{low}


core_{high}

- Use a <u>shared resource</u> + a <u>signaling mechanism</u>
- A request—response communication scheme
 - ► Initially, core_{low} owns the resource


core_{low}

core_{high}


- Use a <u>shared resource</u> + a <u>signaling mechanism</u>
- A <u>request</u>—response communication scheme
 - ► core_{low} initiates the communication



- Use a <u>shared resource</u> + a <u>signaling mechanism</u>
- A request—<u>response</u> communication scheme
 - ► core_{low} polls the response from core_{high}




- Use a <u>shared resource</u> + a <u>signaling mechanism</u>
- A request—<u>response</u> communication scheme
 - Critical sections can create backchannels³




³Critical sections are unavoidable: for instance, Linux's PREEMPT_RT_FULL model does not allow reentrance in top half interrupt handlers.

- Use a <u>shared resource</u> + a <u>signaling mechanism</u>
- A request—<u>response</u> communication scheme
 - Worst case execution time (WCET) over all critical sections



BRIDGE System Architecture: Hardware

• *Shared-nothing* multi-core architecture + a shared RAM block



A simplified BRIDGE hardware architecture

BRIDGE's Hardware Constraints are Practical

- Raspberry Pi RP2040 ARM Cortex-M0+ SoC
 - ► Two CPU cores
 - Most peripherals have a dedicated upstream port per core
 - Inter-core interrupts can take the highest priority

BRIDGE System Architecture: Software

- *Shared-nothing* multi-kernel architecture + a leak-free channel
 - Userspace processes can always be preempted
 - ► Kernel instance must handle inter-core signal immediately⁴
- No requirements regarding kernel-local policy and mechanism

⁴Or after returning from any currently entered critical section.

Current State

- Prototype
 - Extending Tock OS kernel to a multi-kernel architecture (approx. 2300 LOC)
 - Inter-core messaging mechanism (approx. 300 LOC)
- In progress
 - Cross-kernel IPC support
 - BRIDGE SoC with two VexRiscv CPU cores
 - WCET analysis

Current State

- Prototype
 - Extending Tock OS kernel to a multi-kernel architecture (approx. 2300 LOC)
 - Inter-core messaging mechanism (approx. 300 LOC)
- In progress
 - Cross-kernel IPC support
 - BRIDGE SoC with two VexRiscv CPU cores
 - WCET analysis

Thank you!